Can Asynchronous Design Reduce Power Dissipation in GaAs ICs? R.P.Ribas and A.Guyot
نویسنده
چکیده
Asynchronous design has been considered to avoid problems like high clock frequency generation and distribution, as well as high static power consumption in GaAs digital circuits. This paper discusses the real advantages of implementing such circuits with respect to feasibility, speed performance, power dissipation and ease of design migration from CMOS to GaAs while taking into account several approaches. MESFET differential structures prove the most efficient way to implement such circuits. Comparisons between DPTL, DCVS and DC2FL are carried out. Finally, some MESFET C-element (Muller's cell) implementations are also described and evaluated.
منابع مشابه
Vlsi Programming of Asynchronous Circuits for Low Power
In this chapter we analyze the potential of asynchronous circuits for low power consumption. W e set out by reviewing the mechanisms of energy dissipation of digital CMOS ICs in general and clocked circuits in particular. For many applications the generation and distribution of the clock signal account for more than half the power dissipation, directly or indirectly. Much of this wasted clock p...
متن کاملAN-376 Logic-System Design Techniques Reduce Switching-CMOS Power
By adopting certain techniques in the design of your CMOS-based logic system, you can effect dramatic reductions in the transitional power these zero-quiescent-current devices consume when switching. This article describes ways to reduce the power consumption in logic designs using high-speed CMOS ICs. The MM74HC logic family has near-zero power dissipation when in the quiescent mode. Its only ...
متن کاملBit Swapping Linear Feedback Shift Register For Low Power Application Using 130nm Complementary Metal Oxide Semiconductor Technology (TECHNICAL NOTE)
Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three diffe...
متن کامل3-D Heterogeneous ICs: A Technology for the Next Decade and Beyond
Performance and cost of deep submicron VLSI is being increasingly dominated by the interconnects due to decreasing wire pitch and increasing die size. Additionally, heterogeneous integration of different technologies in one single chip is becoming increasingly desirable, for which planar (2-D) ICs may not be suitable. This paper gives an overview of the performance analysis of 3-D ICs, an attra...
متن کاملDifferential-type Structures and C-elements for GaAs MESFET Asynchronous Circuits
In any high-speed digital circuit, problems like clock skew, transmission delays and off-chip communication are worrisome. Being particularly fast, GaAs technology is a good candidate for global clock free design. In this paper, a detailed analysis of several differential-type structures and C-elements, used to build self-timed delay-insensitive circuits, is carried out by HSPICE simulations in...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1996